



## Dual-gate field effect transistor based on ZnO nanowire with high-K gate dielectrics

Zongni Yao, Weijie Sun, Wuxia Li, Haifang Yang, Junjie Li\*, Changzhi Gu\*

Beijing National Laboratory for Condensed Matter Physics, Institute of Physics, Chinese Academy of Sciences, P.O. Box 603, Beijing 100190, China

### ARTICLE INFO

#### Article history:

Available online 25 July 2012

#### Keywords:

ZnO nanowire  
Field-effect transistor  
Dual gate  
High-k dielectrics

### ABSTRACT

Dual gate ZnO nanowire field-effect transistor (FET) with high-k  $\text{Al}_2\text{O}_3$  or  $\text{HfO}_2$  gate dielectrics was configured, which shows good transistor performance with a high on/off ratio ( $\sim 10^4$ ), a low operation voltage (below 1 V), a high peak transconductance (7.5 nS), a relatively high field effect mobility ( $0.27 \text{ cm}^2/\text{V}\cdot\text{s}$ ) and ultralow leakage current ( $\sim 10^{-13} \text{ A}$ ). These results indicated that the ZnO nanowire FET in top-gate mode provided a better device performance than that in bottom-gate mode. Moreover, the effects of  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  gate dielectric layers on enhancing the FET performance were discussed.

© 2012 Elsevier B.V. All rights reserved.

### 1. Introduction

As an one-dimension semiconductor materials, ZnO nanowires have attracted intensively interest and are becoming a prime candidate due to their special material properties and wide-ranging device application in the field of electronic and optoelectronic [1]. As one of the elementary building blocks of nanoelectronic devices, field-effect transistors (FETs) based on nanowires have been shown to operate at ultralow power below microwatts with enhanced operation speed [2]. Therefore, the ZnO nanowires FET attract a great deal attention on the electrical characteristics and the configuration [3–6].

Most of previous reports about ZnO nanowire FETs have focused on the bottom-gate configuration with  $\text{SiO}_2$  as a dielectric layer [7], however, their weak dependence on the gate voltage demands higher voltage and thinner  $\text{SiO}_2$  dielectric, which will lead to a considerable increase of leakage current due to the quantum-mechanical tunneling effect through the thin dielectric layer [8]. Therefore, some high-k dielectric materials were used in the FETs to ease the demand on the thickness of dielectric layer and avoid inducing high leakage current and causing dielectric breakdown. On the other hand, the top-gate FETs were also configured, which are more desirable for integrated circuit fabrication [9]. However, the dual-gate operating in one FET devices with high-k dielectric layer as a gate insulator layer has been rarely reported so far.

In this paper, a dual-gate ZnO nanowire field effect transistor device on Si substrate has been fabricated. The electrical characteristics of dual-gate single ZnO nanowire FET with  $\text{Al}_2\text{O}_3$  or  $\text{HfO}_2$  dielectric layer by atomic layer deposition (ALD) have been studied. Here ALD technique adopted is a promising deposition method with many advantages in excellent conformity, uniformity and

good compactness with low impurity. We also drew a comparison between the performance of FET device with top-gate mode and bottom-gate mode. Moreover; the different effects of  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  gate dielectric layer on the electrical characteristics of ZnO nanowire FETs have been discussed.

### 2. Experimental details

Firstly, we used single-crystalline ZnO nanowires as the channel of the FET devices, which were grown using Zn particle and C powders in a hot-wall CVD system on Si substrate coated with 50 nm Au film as catalyst. The general synthesis method and growth mechanism have been elaborated elsewhere [10,11]. Fig. 1 shows a scanning electron microscope (SEM) image of as-grown ZnO nanowires before ultrasonic dispersion. For the fabrication of the nanowire-based FETs in this work, some individual ZnO nanowires with a diameter in a range from 100 to 120 nm were chosen. Their average length is 8  $\mu\text{m}$  with circular cross section.

Secondly, the as-grown ZnO nanowires were dispersed in isopropyl alcohol and then spin-coated onto a heavily doped *p*-Si substrate coated by 50 nm high-k dielectric layer ( $\text{Al}_2\text{O}_3$  or  $\text{HfO}_2$ ) as insulator layer. This substrate would be served as a bottom-gate electrode in the FETs. After mapping a single ZnO nanowire by SEM, the source and drain electrodes with Au/Ti layers (150/5 nm) were formed on both ends of a single nanowire by electron beam lithography and thermal evaporation deposition, followed by a lift-off process. After that, a 20 nm dielectric layer was deposited conformably on the substrate as well as the ZnO nanowire channel by atomic layer deposition method (ALD). It is noted that the ZnO nanowire channel is surrounded by the thin film avoiding to be damaged in the procedure of device fabrication. During the ALD process, the same temperature (250 °C) and pressure (260 mtorr) are kept for high-quality  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  gate dielectric layer deposition. Finally, the same steps including electron beam lithog-

\* Corresponding authors. Tel.: +86 10 82648197; fax: +86 10 82648198.

E-mail addresses: [jjli@iphy.ac.cn](mailto:jjli@iphy.ac.cn) (J. Li), [czgu@iphy.ac.cn](mailto:czgu@iphy.ac.cn) (C. Gu).




Fig. 1. SEM image of ZnO nanowires.




Fig. 2. The schematic diagram of dual-gate FET.

raphy, thermal evaporation deposition and lift-off process was carried out for a fabrication of top-gate electrode at the center of the ZnO nanowire. Additionally, it is noticeable that the dielectric layer is also deposited on the source and drain electrodes during the ALD process. Therefore, to expose the source and drain contact pads buried in the dielectric layer, a reactive ion etching (RIE) for the dielectric layers were carried out. Although the dielectric layer wrapped in ZnO nanowire and the top-gate electrode will also be etched, the dielectric layer underneath the top-gate cannot be removed. In order to etch completely the dielectric layer covered over the source and drain electrodes, the top-gate electrode should be deposited a thicker layer of Au film due to the low selectivity between the gold film and dielectric layer.

By above microfabrication processes, a dual-gate ZnO nanowire FET device can be configured. Fig. 2 shows a schematic illustration of the dual-gate ZnO nanowire FET with heavily doped *p*-Si bottom-gate and Au top-gate. Device performance of this dual-gate FET was characterized using a probe stage equipped with semiconductor characterization system (Keithley 4200) in an ambient environment (at room temperature in air and without illumination).

### 3. Results and discussion

The top-view SEM image of an integral dual-gate ZnO nanowire FET is shown in Fig. 3. The single ZnO nanowire is 8 μm in length, 80 nm in diameter and the source-drain electrode is 1 μm in width at both ends of nanowire and the top-gate electrode is 2 μm in width in the middle.

The top-gate and bottom gate FETs are fabricated in one device in our work, prior to the characterization of top-gate FETs, a typical output and transfer characteristics obtained from bottom gate ZnO nanowire-based FET are shown in Fig. 4. The group of  $I_{ds}$ - $V_{ds}$  curves in Fig. 4a shows that the drain current ( $I_{ds}$ ) increases with drain voltage ( $V_{ds}$ ) with a fixed gate voltage, and the slopes of the  $I_{ds}$ - $V_{ds}$  curves are dependent on the gate voltage. A typical  $I_{ds}$ - $V_{gs}$  curve obtained from the bottom-gate FET at a  $V_{ds}$  of 5 V is




Fig. 3. SEM image of ZnO nanowire FET.

plotted in Fig. 4b. The current carrier depletion was observed at a  $V_{ds}$  of  $-2$  V, and its  $I_{on}/I_{off}$  ratio is close to  $10^3$ . Its peak transconductance ( $g_m = dI_{ds}/dV_{gs}$ ) is roughly estimated to be  $\sim 2.65$  nS when  $V_{ds}$ ,  $V_{gs}$  is 5 V,  $-3.5$  V, respectively. The oxide capacitance of the bottom-gate FET was obtained to be 18.2 fF from the equation,  $C_{ox} = 2\pi\epsilon_r\epsilon_0L/\ln(2h/r_{nw})$  [12], where  $\epsilon_r$  is the dielectric constant of  $Al_2O_3$  ( $\sim 9$ ) and  $L$  is the gate length (8 μm);  $h$  and  $r_{nw}$  is the thickness of  $SiO_2$  (50 nm) and the radius of the nanowire (80 nm), respectively. Additionally, the field effect mobility was estimated to be  $0.093$   $cm^2/V\cdot s$  on the basis of the formula:  $\mu_{FE} = L^2g_m/C_{ox}V_{ds}$  [12].

The electrical characteristics of the top-gate ZnO nanowire FET are shown in Fig. 5. Fig. 5a shows typical  $I_{ds}$ - $V_{ds}$  characteristic curves obtained at  $V_{gs}$  values ranging from 0 to 1 V with a step of 0.5 V in top-gate mode operation. The  $I_{ds}$  increases with increasing  $V_{ds}$  and becomes smaller when larger positive  $V_{gs}$  is applied, which indicates a *p*-type semiconducting [13]. Moreover, we found that the top-gate mode operation of ZnO nanowire FET exhibited a lower  $V_{gs}$  values to regulate the same amplitude of  $I_{ds}$  than bottom-gate mode operation. In the  $I_{ds}$ - $V_{gs}$  curve plotted in the Fig. 5b, the drain current ( $I_{ds}$ ) of the top-gate FET decreases as the gate voltage is swept from  $-4$  to 4 V at  $V_{ds}$  values ranging from  $-1$  to 2 V with a step of 1 V. Also, the channel of the top-gate ZnO nanowire FET could be fully depleted at  $V_{ds}$  values ranging from  $-1$  to 2 V. As a result, FETs' peak transconductance ( $g_m$ ) is 7.5 nS at  $V_{gs} = -2.05$  V and  $V_{ds} = -1$  V, and the  $I_{on}/I_{off}$  ratio at  $V_{ds} = 1$  V is close to  $10^4$ , which is larger one order of magnitude than that of bottom mode operation of the FET. From the Fig. 5b, it is cleared noted that the threshold voltage  $V_T$  in top-gate mode operation is determined to be  $-2.5$ ,  $-0.5$ ,  $0.5$ , and  $1.5$  V at  $V_{ds} = -1$ ,  $0$ ,  $1$ , and  $2$  V, respectively. These results indicated that  $V_T$  was shifted from a negative gate voltage to a positive gate voltage, which corresponded well with previous reports on ZnO nanowire-based FETs [14,15]. This  $V_T$  shifting to positive gate bias mainly results from a surface depletion induced channel narrowing effect owing to the existence of an electron trap in the ZnO nanowire. The oxide capacitance of the top-gate FET was found to be 4.55 fF from the equation,  $C_{ox} = 2\epsilon_r\epsilon_0L_g/\ln(r_g/r_{nw})$ , [12] where  $L_g$  is the gate length (2 μm) and  $r_g$  is the outer radius of the  $Al_2O_3$ -coated nanowire (100 nm), and  $r_{nw}$  is the radius of the nanowire (80 nm). The field effect mobility was estimated to be  $0.272$   $cm^2/V\cdot s$  on the basis of the formula,  $\mu_{FE} = L_cL_gg_m r_g/C_{ox}V_{ds}r_{nw}$ , where  $L_c$  is channel length between source and drain. It is cleared the field effect mobility of FET in top-gate mode is roughly 3 times larger than that of FET in bottom-gate mode. These results revealed that the top-gate mode of ZnO nanowire FET exhibited better performance than the bottom-gate mode, which is mainly attributed to strong electrostatic gating in top-gate mode FETs [9]. Another factor refer to the better characteristics in top-gate mode is the thickness of the gate dielectric layer. The thinner gate dielectric layer thickness (20 nm) in top-gate mode FET, compared with gate dielectric layer thickness (50 nm) in bottom-gate mode FET, is very favorable to




Fig. 4. The typical output (a) and transfer (b) characteristics obtained from the ZnO nanowire-based bottom-gate FET with Al<sub>2</sub>O<sub>3</sub> film as dielectric layer.




Fig. 5. The output (a) and transfer (b) characteristics obtained from ZnO nanowire-based top-gate FET with Al<sub>2</sub>O<sub>3</sub> film as dielectric layer.

generating a higher value of transconductance, more effective on-off current control and higher field effect mobility.

Generally speaking, it is expected that the FET with high-k dielectric layer HfO<sub>2</sub> film would exhibit better FET performance due to its higher dielectric constant reaching to ~20 than Al<sub>2</sub>O<sub>3</sub> film. However, our measurement results show that when Al<sub>2</sub>O<sub>3</sub> dielectric layer is replaced by HfO<sub>2</sub> film, the output and transfer characteristic of FET has not an obvious change. The possible reason would be that the HfO<sub>2</sub> film surface topography properties worsen the performance of FET. Although the HfO<sub>2</sub> film has a larger dielectric constant, its surface topography is inferior to that of Al<sub>2</sub>O<sub>3</sub> film at the same ALD condition, the occurrence of micro-crystal during the HfO<sub>2</sub> growth process and the interface effect between ZnO nanowire and HfO<sub>2</sub> would be other factors for no improvement performance compared with FETs adopting Al<sub>2</sub>O<sub>3</sub> film [16].

In addition, the leakage current characteristics of the Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> dielectric film between the gate metal and the nanowire channel was measured as a function of V<sub>gs</sub> from 0 to 5 V, without

applying V<sub>ds</sub>, as shown in Fig. 6. It is very obvious that leakage current of HfO<sub>2</sub> film is far higher than that of Al<sub>2</sub>O<sub>3</sub> film, and this trend increases gradually with enhanced V<sub>gs</sub>. When V<sub>gs</sub> is increased to 5 V, the leakage current of Al<sub>2</sub>O<sub>3</sub> film varied from 0 to 0.15 pA while the leakage current of HfO<sub>2</sub> film varied from 0 to 1.5 pA. At a gate voltage of 5 V, the leakage current of HfO<sub>2</sub> is one order of magnitude larger than that of Al<sub>2</sub>O<sub>3</sub> film, which would directly affect the performance of FET. Nevertheless, these magnitudes of the leakage current are small enough to function as gate oxide layer. This small leakage current reveals that high-k dielectric layers including Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> film are practically very useful as a gate material in the fabrication of nanowire-based FETs.

#### 4. Conclusion

We have fabricated the dual-gate ZnO nanowire-based field effect transistor. The electrical characteristics of this ZnO nanowire-based FET have been investigated in bottom-gate mode and top-gate mode, respectively. The top-gate configuration FET can be performed at a lower gate voltage, higher on-off ratio and field effect mobility than that of bottom-gate. To sum up, the current on/off ratio of bottom-gate mode and top-gate mode of FET is 10<sup>3</sup> and 10<sup>4</sup>, the peak transconductance is 2.65 and 7.5 nS, and the field effect mobility is 0.093 and 0.27 cm<sup>2</sup>/V·s, respectively. The results above are superior to some literatures using SiO<sub>2</sub> film as dielectric layer. In addition, Al<sub>2</sub>O<sub>3</sub> showed a lower leakage current than HfO<sub>2</sub> as a gate dielectric layer, but both the Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> film are excellent insulator layers proved by the low leakage current for FET devices.

#### Acknowledgements

This work was supported by the National Natural Science Foundation of China (Grant no. 50825206, 10834012, 60801043, 91023012), the National Basic Research Program of China (Grant




Fig. 6. Leakage current of Al<sub>2</sub>O<sub>3</sub> (triangle) and HfO<sub>2</sub> (square) gate material between the gate metal and the nanowire channel measured for top-gate FET as a function of the gate voltage.

no. 2009CB930502) and the Knowledge Innovation Project of CAS (Grant no. KJCX2-EW-W02).

## References

- [1] U. Ozgur, Y.I. Alivov, C. Liu, A. Teke, M.A. Reshchikov, S. Dogan, V. Avrutin, S.J. Cho, H. Morkoc, *J. Appl. Phys.* 98 (2005) 041301.
- [2] Y.N. Xia, P.D. Yang, Y.G. Sun, Y.Y. Wu, B. Mayers, B. Gates, Y.D. Yin, F. Kim, Y.Q. Yan, *Adv. Mater.* 15 (2003) 353.
- [3] P.C. Chang, J.G. Lu, *IEEE Trans. Electron Devices* 55 (2008) 2977.
- [4] Y.K. Park, A. Umar, J.S. Kim, H.Y. Yang, J.S. Lee, Y.B. Hahn, *J. Nanosci. Nanotechnol.* 9 (2009) 5839.
- [5] M. Li, H.Y. Zhang, C.X. Guo, J.B. Xu, X.J. Fu, *Chin. Phys. B* 18 (2009) 1594.
- [6] M. Choe, G. Jo, J. Maeng, W.K. Hong, M. Jo, G. Wang, W. Park, B.H. Lee, H. Hwang, T. Lee, *J. Appl. Phys.* 107 (2010) 034504.
- [7] K. Keem, D.Y. Jeong, S. Kim, M.S. Lee, I.S. Yeo, U.I. Chung, J.T. Moon, *Nano Lett.* 6 (2006) 1454.
- [8] Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, *IEEE Trans. Nanotechnol.* 4 (2005) 481.
- [9] H.J. Kim, C.H. Lee, D.W. Kim, G.C. Yi, *Nanotechnology* 17 (2006) 327.
- [10] W.K. Hong, B.J. Kim, T.W. Kim, G. Jo, S. Song, S.S. Kwon, A. Yoon, E.A. Stach, T. Lee, *Colloids Surf., A: Physicochem. Eng. Aspects* 313–314 (2008) 378.
- [11] Y. Huang, X. Duan, Y. Cui, C.M. Lieber, *Nano Lett.* 2 (2002) 101.
- [12] Y.F. Wang, K.K. Lew, T.T. Ho, L. Pan, S.W. Novak, E.C. Dickey, J.M. Redwing, T.M. Mayer, *Nano Lett.* 5 (2005) 2139.
- [13] G.D. Yuan, W.J. Zhang, J.S. Jie, X. Fan, J.A. Zapien, Y.H. Leung, L.B. Luo, P.F. Wang, C.S. Lee, S.T. Lee, *Nano Lett.* 8 (2008) 2591.
- [14] W.K. Hong, D.K. Hwang, I.K. Park, G. Jo, S. Song, S.J. Park, T. Lee, B.J. Kim, E.A. Stach, *Appl. Phys. Lett.* 90 (2007) 243103.
- [15] W.K. Hong, S.H. Song, D.-K.H. Wang, S.S. Kwon, G.H. Jo, S.J. Park, T.H. Lee, *Appl. Surf. Sci.* 254 (2008) 7559.
- [16] D.W. Wang, Q. Wang, A. Javey, R. Tu, H.J. Dai, *Appl. Phys. Lett.* 83 (2003) 22.